Sign Up
Log In
Log In
or
Sign Up
Places
All Projects
Status Monitor
Collapse sidebar
SUSE:SLE-12-SP2:GA
xen.7653
5ad8c3a7-x86-spec_ctrl-update-retpoline-decisio...
Overview
Repositories
Revisions
Requests
Users
Attributes
Meta
File 5ad8c3a7-x86-spec_ctrl-update-retpoline-decision-making.patch of Package xen.7653
# Commit 1232378bd2fef45f613db049b33852fdf84d7ddf # Date 2018-04-19 17:28:23 +0100 # Author Andrew Cooper <andrew.cooper3@citrix.com> # Committer Andrew Cooper <andrew.cooper3@citrix.com> x86/spec_ctrl: Updates to retpoline-safety decision making All of this is as recommended by the Intel whitepaper: https://software.intel.com/sites/default/files/managed/1d/46/Retpoline-A-Branch-Target-Injection-Mitigation.pdf The exact processor models which do have RSB semantics which fall back to BTB predictions are enumerated, and include Kabylake and Coffeelake. Leave a printk() in the default case to help identify cases which aren't covered. The exact microcode versions from Broadwell RSB-safety are taken from the referenced microcode update file (adjusting for the known-bad microcode versions). Despite the exact wording of the text, it is only Broadwell processors which need a microcode check. In practice, this means that all Broadwell hardware with up-to-date microcode will use retpoline in preference to IBRS, which will be a performance improvement for desktop and server systems which would previously always opt for IBRS over retpoline. Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com> Reviewed-by: Jan Beulich <jbeulich@suse.com> --- a/xen/arch/x86/spec_ctrl.c +++ b/xen/arch/x86/spec_ctrl.c @@ -158,18 +158,40 @@ static bool_t __init __maybe_unused retp * versions. */ case 0x3d: /* Broadwell */ - return ucode_rev >= 0x28; + return ucode_rev >= 0x2a; case 0x47: /* Broadwell H */ - return ucode_rev >= 0x1b; + return ucode_rev >= 0x1d; case 0x4f: /* Broadwell EP/EX */ - return ucode_rev >= 0xb000025; + return ucode_rev >= 0xb000021; case 0x56: /* Broadwell D */ - return 0; /* TBD. */ + switch ( boot_cpu_data.x86_mask ) + { + case 2: return ucode_rev >= 0x15; + case 3: return ucode_rev >= 0x7000012; + case 4: return ucode_rev >= 0xf000011; + case 5: return ucode_rev >= 0xe000009; + default: + printk("Unrecognised CPU stepping %#x - assuming not reptpoline safe\n", + boot_cpu_data.x86_mask); + return 0; + } + break; /* - * Skylake and later processors are not retpoline-safe. + * Skylake, Kabylake and Cannonlake processors are not retpoline-safe. */ + case 0x4e: + case 0x55: + case 0x5e: + case 0x66: + case 0x67: + case 0x8e: + case 0x9e: + return 0; + default: + printk("Unrecognised CPU model %#x - assuming not reptpoline safe\n", + boot_cpu_data.x86_model); return 0; } }
Locations
Projects
Search
Status Monitor
Help
OpenBuildService.org
Documentation
API Documentation
Code of Conduct
Contact
Support
@OBShq
Terms
openSUSE Build Service is sponsored by
The Open Build Service is an
openSUSE project
.
Sign Up
Log In
Places
Places
All Projects
Status Monitor