Sign Up
Log In
Log In
or
Sign Up
Places
All Projects
Status Monitor
Collapse sidebar
SUSE:SLE-12-SP1:GA
xen.8005
5af1daa9-3-x86-traps-use-IST-for-DB.patch
Overview
Repositories
Revisions
Requests
Users
Attributes
Meta
File 5af1daa9-3-x86-traps-use-IST-for-DB.patch of Package xen.8005
# Commit 5d37af364dc158aa387f7c8b2a05c90325c63dce # Date 2018-05-08 18:13:13 +0100 # Author Andrew Cooper <andrew.cooper3@citrix.com> # Committer Andrew Cooper <andrew.cooper3@citrix.com> x86/traps: Use an Interrupt Stack Table for #DB PV guests can use architectural corner cases to cause #DB to be raised after transitioning into supervisor mode. Use an interrupt stack table for #DB to prevent the exception being taken with a guest controlled stack pointer. This is part of XSA-260 / CVE-2018-8897 Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com> Reviewed-by: Jan Beulich <jbeulich@suse.com> --- a/xen/arch/x86/cpu/common.c +++ b/xen/arch/x86/cpu/common.c @@ -583,6 +583,7 @@ void __cpuinit cpu_init(void) set_ist(&idt_tables[cpu][TRAP_double_fault], IST_DF); set_ist(&idt_tables[cpu][TRAP_nmi], IST_NMI); set_ist(&idt_tables[cpu][TRAP_machine_check], IST_MCE); + set_ist(&idt_tables[cpu][TRAP_debug], IST_DB); /* Clear all 6 debug registers: */ #define CD(register) asm volatile ( "mov %0,%%db" #register : : "r"(0UL) ); --- a/xen/arch/x86/hvm/svm/svm.c +++ b/xen/arch/x86/hvm/svm/svm.c @@ -918,6 +918,7 @@ static void svm_ctxt_switch_from(struct set_ist(&idt_tables[cpu][TRAP_double_fault], IST_DF); set_ist(&idt_tables[cpu][TRAP_nmi], IST_NMI); set_ist(&idt_tables[cpu][TRAP_machine_check], IST_MCE); + set_ist(&idt_tables[cpu][TRAP_debug], IST_DB); } static void svm_ctxt_switch_to(struct vcpu *v) @@ -942,6 +943,7 @@ static void svm_ctxt_switch_to(struct vc set_ist(&idt_tables[cpu][TRAP_double_fault], IST_NONE); set_ist(&idt_tables[cpu][TRAP_nmi], IST_NONE); set_ist(&idt_tables[cpu][TRAP_machine_check], IST_NONE); + set_ist(&idt_tables[cpu][TRAP_debug], IST_NONE); svm_restore_dr(v); --- a/xen/arch/x86/smpboot.c +++ b/xen/arch/x86/smpboot.c @@ -889,6 +889,7 @@ static int cpu_smpboot_alloc(unsigned in set_ist(&idt_tables[cpu][TRAP_double_fault], IST_NONE); set_ist(&idt_tables[cpu][TRAP_nmi], IST_NONE); set_ist(&idt_tables[cpu][TRAP_machine_check], IST_NONE); + set_ist(&idt_tables[cpu][TRAP_debug], IST_NONE); if ( setup_cpu_root_pgt(cpu) ) goto oom; --- a/xen/arch/x86/x86_64/entry.S +++ b/xen/arch/x86/x86_64/entry.S @@ -725,7 +725,7 @@ ENTRY(device_not_available) ENTRY(debug) pushq $0 movl $TRAP_debug,4(%rsp) - jmp handle_exception + jmp handle_ist_exception ENTRY(int3) pushq $0 --- a/xen/arch/x86/x86_64/traps.c +++ b/xen/arch/x86/x86_64/traps.c @@ -407,6 +407,7 @@ void __devinit subarch_percpu_traps_init set_ist(&idt_table[TRAP_double_fault], IST_DF); set_ist(&idt_table[TRAP_nmi], IST_NMI); set_ist(&idt_table[TRAP_machine_check], IST_MCE); + set_ist(&idt_table[TRAP_debug], IST_DB); /* * The 32-on-64 hypercall entry vector is only accessible from ring 1. @@ -433,6 +434,9 @@ void __devinit subarch_percpu_traps_init /* NMI handler has its own per-CPU 4kB stack. */ this_cpu(init_tss).ist[IST_NMI-1] = (unsigned long)&stack[IST_NMI * PAGE_SIZE]; + /* Debug exception handler has its own per-CPU 4kB stack. */ + this_cpu(init_tss).ist[IST_DB-1] = (unsigned long)&stack[IST_DB * PAGE_SIZE]; + /* Trampoline for SYSCALL entry from long mode. */ stack = &stack[IST_MAX * PAGE_SIZE]; /* Skip the IST stacks. */ wrmsrl(MSR_LSTAR, (unsigned long)stack); --- a/xen/include/asm-x86/processor.h +++ b/xen/include/asm-x86/processor.h @@ -435,7 +435,8 @@ struct tss_struct { #define IST_DF 1UL #define IST_NMI 2UL #define IST_MCE 3UL -#define IST_MAX 3UL +#define IST_DB 4UL +#define IST_MAX 4UL /* Set the interrupt stack table used by a particular interrupt * descriptor table entry. */
Locations
Projects
Search
Status Monitor
Help
OpenBuildService.org
Documentation
API Documentation
Code of Conduct
Contact
Support
@OBShq
Terms
openSUSE Build Service is sponsored by
The Open Build Service is an
openSUSE project
.
Sign Up
Log In
Places
Places
All Projects
Status Monitor