File 0447-i386-define-the-ssbd-CPUID-feature-.patch of Package qemu.10255

Overview Repositories Revisions Requests Users Attributes Meta

File 0447-i386-define-the-ssbd-CPUID-feature-.patch of Package qemu.10255

From 4e5d630d6383ea7a46b4d30e556c1ad13f18d160 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= <berrange@redhat.com>
Date: Mon, 21 May 2018 22:54:22 +0100
Subject: [PATCH] i386: define the 'ssbd' CPUID feature bit (CVE-2018-3639)
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

New microcode introduces the "Speculative Store Bypass Disable"
CPUID feature bit. This needs to be exposed to guest OS to allow
them to protect against CVE-2018-3639.

Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
Reviewed-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Message-Id: <20180521215424.13520-2-berrange@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
(cherry picked from commit d19d1f965904a533998739698020ff4ee8a103da)
[BR: BSC#1092885 CVE-2018-3639]
Signed-off-by: Bruce Rogers <brogers@suse.com>
---
 target-i386/cpu.c | 2 +-
 target-i386/cpu.h | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/target-i386/cpu.c b/target-i386/cpu.c
index d68ff6eedc..688082a265 100644
--- a/target-i386/cpu.c
+++ b/target-i386/cpu.c
@@ -270,7 +270,7 @@ static const char *cpuid_7_0_edx_feature_name[] = {
     NULL, NULL, NULL, NULL,
     NULL, NULL, NULL, NULL,
     NULL, NULL, "spec-ctrl", NULL,
-    NULL, NULL, NULL, NULL,
+    NULL, NULL, NULL, "ssbd",
 };
 
 static const char *cpuid_ibpb_ebx_feature_name[] = {
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
index f6c6ea07f7..675ff254a9 100644
--- a/target-i386/cpu.h
+++ b/target-i386/cpu.h
@@ -562,6 +562,7 @@ typedef uint32_t FeatureWordArray[FEATURE_WORDS];
 #define CPUID_7_0_EBX_ADX      (1U << 19)
 #define CPUID_7_0_EBX_SMAP     (1U << 20)
 #define CPUID_7_0_EDX_SPEC_CTRL     (1U << 26) /* Speculation Control */
+#define CPUID_7_0_EDX_SPEC_CTRL_SSBD  (1U << 31) /* Speculative Store Bypass Disable */
 
 #define CPUID_8000_0008_EBX_IBPB    (1U << 12) /* Indirect Branch Prediction Barrier */

Places

File 0447-i386-define-the-ssbd-CPUID-feature-.patch of Package qemu.10255

Places