File 0101-target-i386-Export-TAA_NO-bit-to-gu.patch of Package qemu-linux-user

Overview Repositories Revisions Requests Users Attributes Meta

File 0101-target-i386-Export-TAA_NO-bit-to-gu.patch of Package qemu-linux-user (Revision fe9d390532918d3ae174d640aea8b035)

Currently displaying revision fe9d390532918d3ae174d640aea8b035 , Show latest

From: Pawan Gupta <pawan.kumar.gupta@linux.intel.com>
Date: Mon, 4 Nov 2019 09:27:46 -0700
Subject: target/i386: Export TAA_NO bit to guests

TSX Async Abort (TAA) is a side channel attack on internal buffers in
some Intel processors similar to Microachitectural Data Sampling (MDS).
In this issue certain loads may speculatively pass invalid data to
dependent operations when an asynchronous abort condition is pending in
a TSX transaction.

Some Intel processors use the ARCH_CAP_TAA_NO bit in the
IA32_ARCH_CAPABILITIES MSR to report that they are not vulnerable.
Make this available to guests.

Signed-off-by: Pawan Gupta <pawan.kumar.gupta@linux.intel.com>
[BR: BSC#1152506 CVE-2019-11135]
Signed-off-by: Bruce Rogers <brogers@suse.com>
---
 target/i386/cpu.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index fd1e032af1dfa5ae0c91e0651b5e..0663529b597335a8611962aba875 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -1146,7 +1146,7 @@ static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
         .feat_names = {
             "rdctl-no", "ibrs-all", "rsba", "skip-l1dfl-vmentry",
             "ssb-no", "mds-no", NULL, NULL,
-            NULL, NULL, NULL, NULL,
+            "taa-no", NULL, NULL, NULL,
             NULL, NULL, NULL, NULL,
             NULL, NULL, NULL, NULL,
             NULL, NULL, NULL, NULL,

Places

File 0101-target-i386-Export-TAA_NO-bit-to-gu.patch of Package qemu-linux-user (Revision fe9d390532918d3ae174d640aea8b035)

Places