Icarus Verilog
Icarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.
- Sources inherited from project openSUSE:Leap:42.2
- Download package
-
Checkout Package
osc -A https://api.opensuse.org checkout openSUSE:Leap:42.2:Ports/iverilog && cd $_ - Create Badge
Refresh
Refresh
Source Files
| Filename | Size | Changed |
|---|---|---|
| iverilog.changes | 0000003411 3.33 KB | |
| iverilog.spec | 0000002150 2.1 KB | |
| verilog-0.9.7.tar.gz | 0001238088 1.18 MB |
Comments 0